CoolRunner

Early this year I gave Josh, a boy from a local high school, a training session  about the Verilog HDL language, here you can find the slides of the presentation cpld-introduction. In there I covered these contents:

Gates, logic families.

Sequential logic. Test bench of a register.

Introduction to the CoolRunner family

Practice: implementation of a tone generator (counter)

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s