Early this year I gave Josh, a boy from a local high school, a training session about the Verilog HDL language, here you can find the slides of the presentation cpld-introduction. In there I covered these contents:
Gates, logic families.
Sequential logic. Test bench of a register.
Introduction to the CoolRunner family
Practice: implementation of a tone generator (counter)